Regviz

Espressif Systems /ESP32-S2 /DEDICATED_GPIO /INTR_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTR_CLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2/DEDICATED_GPIO/INTR_CLR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (GPIO0_INT_CLR)GPIO0_INT_CLR 0 (GPIO1_INT_CLR)GPIO1_INT_CLR 0 (GPIO2_INT_CLR)GPIO2_INT_CLR 0 (GPIO3_INT_CLR)GPIO3_INT_CLR 0 (GPIO4_INT_CLR)GPIO4_INT_CLR 0 (GPIO5_INT_CLR)GPIO5_INT_CLR 0 (GPIO6_INT_CLR)GPIO6_INT_CLR 0 (GPIO7_INT_CLR)GPIO7_INT_CLR

Description

Interrupt clear bits

Fields

GPIO0_INT_CLR

Set this bit to clear the DEDIC_GPIO0_INT_RAW interrupt.
GPIO1_INT_CLR

Set this bit to clear the DEDIC_GPIO1_INT_RAW interrupt.
GPIO2_INT_CLR

Set this bit to clear the DEDIC_GPIO2_INT_RAW interrupt.
GPIO3_INT_CLR

Set this bit to clear the DEDIC_GPIO3_INT_RAW interrupt.
GPIO4_INT_CLR

Set this bit to clear the DEDIC_GPIO4_INT_RAW interrupt.
GPIO5_INT_CLR

Set this bit to clear the DEDIC_GPIO5_INT_RAW interrupt.
GPIO6_INT_CLR

Set this bit to clear the DEDIC_GPIO6_INT_RAW interrupt.
GPIO7_INT_CLR

Set this bit to clear the DEDIC_GPIO7_INT_RAW interrupt.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data